Virtual Circuit Board

Virtual Circuit Board

25 ratings
Advanced component blueprints
By Gabu
This is a repository for more advanced logic components.
   
Award
Favorite
Favorited
Unfavorite
Incomplete
This list is incomplete and I will be updating it as I create more circuits.
I will also accept circuits submitted in the comments if they are not already on the list or if they are more compact.
Adders
I have made a half adder so far and I will keep adding more that I find or make
Half adders
VCB+AAAAeVr9/IpLAAAABAAAAAQAAAA/AAAAAAAAAEAotS/9IEBVAQDQTTg+/wAAAAD/xmP/Lkdd/650/2Z4jv+hmFYGACsMTxkAbbsFgPAjChcAAAAdAAAAAQAAAEAotS/9IEBFAAAQAAABAJMAFgAAAB0AAAACAAAAQCi1L/0gQEUAABAAAAEAkwAW
Created by Gabu















Full Adders
KLUv/WBgAEUDAPgAAE04Pv8ALkdd/2Py//+hmFb/xmOudGZ4jv+hmFb/IiCggiGzG5+gACMCAygGLIBTCE6GvRd2ARacerD8whDYpGHlsCDgAQEEuJhmYZDgDeBp8fE2owd6sD448MAqTCkCm+WrxjAWAgAAAAsAAAACAAAACAAAAAIAAABgAQAAAgAAAAAAAQA=
Created by Gabu

This is about as compact as I can make it for now


















KLUv/SCQTQIA2AAATTg+/y5HXf+udP//oZhW/8ZjZniO/zhNRxQAoMwKga8IZgIMSPDgABCwM+CoADMJXgIMRYAL4CmimQFu3gDtKxtgLgIDLAIAAAAJAAAAAgAAAAQAAAACAAAAkAAAAAIAAAAAAAEA
Traces on the left are the carry and tile according to the image
Created by dbomblauncher2











KLUv/WDwBL0DAPAAAP////8ALkddoZhWTTg+/8Zj/650Y/JmeI44TUcnIPCCGSCCAV0UYBCB/wmAQAx8ISDwQjiCnQdbevCFOiENQIgDt0LGlmC3ORgCSBhjzOwz8Id4hMUxuKjBlMFpLfCPHv9BQwJGBsDPITE17IEOAtULasACAgAAABQAAAACAAAAEwAAAAIAAADwBQAAAgAAAAAAAQA=
5x5 Adder
Created by CallMeRetro [VR or Bust]

















Nukebommer360 has made some interesting adders. This first one is quiet normal as the inputs are on the opposite side of the outputs. However the next one is a bit different.

6x4 Adder
VCB+AAAARnGHWb/wAAAAEQAAAAkAAAByAAAAAAAAAmQotS/9YGQB5QIA6AAAOE1H/004Pv+hmFb/AC5HXf+udP8AZniO/8ZjGwBFQAFg8EKwVYCrBB6GAAJYmAA7AuMPuCLgawJ2AV8D/hAAAggKeNEBBr62czAcgDocGy8EU7gMAuk/CrAAAAAfAAAAAQAAAmQotS/9YGQBTQAAEAAAAQBfKoAFAAAAHwAAAAIAAAJkKLUv/WBkAU0AABAAAAEAXyqABQAAAB8AAAQAAAAACii1L/0gClEAAEZ1bGwgYWRkZXI=













This next one is also made by Nukebommer360 and it has a bit of a strange design as the inputs are on the side. This is a little odd but with its slim size I'm sure it will still work just fine in any circuit.

6x3 Adder with "wack inputs"
ALUs
Here will be a compilation of ALUs
Simple ALUs
4bit ALU
blueprint:
KLUv/WCgJEUOAOQCZlah/3iOAFZieI4uR13/xmP/TTg+/5+orq50//9soVb/Y/KhVV7/Yor/AAAAAIEDqMEDJBEGBoATIFsHEuACAAEdIAESAAJKCJCgCYDACJbQCIxAzYTEAAQAARAAAQ0bR+YxMo8R8BXggdFuLdwUbumIjtIRHdERnSnSTUk0EV5u64huVDHty21lZJRkxcoBdSSmEVMFtpgvbdOunBdauSb9elmRzb4d26Gor6OPWMvshm/Nv8lsseRh8lSNIjZUTQZejvShTaNxT/K7y7S776HrcUWgfA58gJrGoD6SGlO/tHVxL6dlOPJGOrqfCCNgBIwAIwDsWL8oFmdU4/u1a3f848OqL9tS6r90gptHw2l5jEkAPZzG7jwX2BxjTX1qQJ6xPqt4lJLeoVPYdDwO8Nj3zoer1RK8sdU4+2ek9t7UeoL3auzLqCMv8GvWaoypAhsmjtvxPZofJhpT6JtYH0Oe1b2w0+OJfd2eu+l6/LLLSkBit8eHZdYhB8BTECGf/nh4d94VxkOj45K8OQyTtv23muqxe8UNHQP1rGy+DS8UnO1v82F+cXQf7A3taHGJxJJ9ZXMaP3a83gf4YMuVPMPi+wjkAwIAAAArAAAAAgAAADgAAAACAAAAoCUAAAIAAAAAAAEA

This is a very simple ALU design I have made that has six instructions from the top down:
Carry
Add
Not
Xor
Or
And

Created by Gabu

















KLUv/WD4d6UiAGLHFxvQkQG5n3jzyC25YuOmgQS0wTiIhtAKLfSH4gPJ2R6Op212HUYJqITwVAhaJQQwf7EO4wWectqJ9e1BCFolxGmclpzj6ddhnFjntB/knIanbfZ4+oP8nLbIrErvRaUEglqogg+rQQPyCziKYZyCkh03EqAxAIADEAAHCEoAIOAAgAADgIASAAESGoEBCkGGABoA3XwIZ3GNdE4sRNb1qgyPx0FZQNiSgHCv4nKPA2yev1Hs3TxHmvTisvYjVVmfgoO+fav6Lq63bL8/tDbxOOpOy89Pv1LnFEgWWx76gy0TGc8bj1DLA4x5kVyePze/xl1jUV3QWpBxVAlp1ckmqoQ36fRVZJnpLI7lOpvzeGVpi36TSHUZO1HZllzi7fJWDL53z0DHKMcSFS7llpDizy+hL/uJLtRGreAUGXhxPpMtXPO2m5Z3YW6Q0NrWXRqjq7PAAh6Z/lKs5I9r3FNOSbr34lQbCGKW1aW1c9+gqxMU0mSL269W8dCpq9EZeqcwSlS4lBbrE7kxWk+blVt2Z/b83f9OWTuhGzyHSouebEdtoLHJ+4WQQUrHnMwet+GugqUqF0OXn4YKhJYfIE8/wCiiMHWO6ALtPeGa43vaH4TFBUoRSxfPYQ9xUXURO8V4mMg4ZwUx+w1H0Y49CLW+4CstdWQzeucGZt2zbd1cWMB/GFhKvSVuGGlH/s2jOIwCY4ZTXNBSE++eHEf57Mj23Ob28LMnot3DjrHm3YQGRc3lZWcRe9cfKtL02BI7Hv9e692i0Qfpu1lii2c8mIN//Uj/aog9ARznSHKZ+uGTUMMW9tuOGbq32lpdiLll1GQacI08N7lqZCngjwJrcd3KPLHwkTHwrm+Srm0Qs1Iuy/tS5k5zLqsuvD4ieJKzuHV2SsE1yNpCnkR2hIfo++L6a+gyZb+hg1hjcT0FtennSA6lzVq2NX4zCHOZ4N4C3eSbahAouucQ4KUF5aX/wkuDUSdMfd4BVF4us3LiENn4eF7fLURn4fUcBVl79MPR3SO2lq3V4YzlrpLw4rRO1vRwFocFbg+zossu9P2+/s8wvH44upevGUMj23N9lv52G/t0NNbANcra4rjjT6UOyKyl9Yp//9HPns9znVtbVvw//6ieDHy7mnxrKmSE6y3o3JOtTyHcNlLCVjnN6n+l81cLUFk0Rbz8b48X2mNO/juyvRbo4reZe7LA2QU7qvTm6PG8Bv0zh5OEBGS49H4Sx9f94kXbtlmeYguGyb8Q9R8pI6artf/5fWM3pNyv/RcouVCn8YvGsyOHVcif++nstXdyEdbuydu1cTtNznSHN7+u+MuQlZaUkx7jVJd41B5ez274hf1/lwYXvWNltr9m1zG2yObyOgd2fyaVZRBGnN1GwTelf7e/GKUZmuTPV1rkRRnltT1VyCkttp2xvuWbSfkHDLe9R5wZt/nOJRAbusoSns1nqkI9wSypAv/gdfjXds+77ggCAAAAYgAAAAIAAABPAAAAAgAAAPh4AAACAAAAAAABAA==
Created by Gabu

A newer and bigger ALU I have made including 4 new instructions!
Colors represent the following:
Green, A input
Red, B input
Purple, Control Lines
Blue, Output lines
White, inner connections

The control lines are in charge of choosing which output is produced. The instructions are as follows from top to bottom:
Carry
Add
Greater than, (Will output 1 if A is greater than b)
Equal to, (Will output 1 if A and B are equal)
Shift Right
Shift Left
Not
Xor
Or
And




















Registers
Parallel Registers


Small Register
Here is a small parallel register cell I came up with
blueprint:
KLUv/WAYAJUDAKQCAABNOD7/AP9iiv8uR13/OE1Hn6iu/8ZjZlahVmJmeI5iigAAAAAAAAAAISBwgkK4BnsEXPC1mRFQAhidw0vAfZBCzAR1wBPglMA3Ac9lQOAQApegMsDd2OBZ8GQ4WvByyBIcA3hh8NtYZayBa/TGsQIAAAAKAAAAAgAAAAcAAAACAAAAGAEAAAIAAAAAAAEA
Created by Gabu

The write is on the right and the input is on the left















4x9 Register
KLUv/SBsTQIAZAIAAAAAOE1H/004Pi5HXf9meI7//8Zj/wAAAACudP8AAAAAOE1H/w4AXwhYCXgJeCrAVAQrAYYiOCoABIAAO2+GssBMWl/OCwIAAAAJAAAAAgAAAAMAAAACAAAAbAAAAAIAAAAAAAEA
Left Input is Write. Right Input is Data.
Created by dbomblauncher2
Memory
RAM

I came up with this memory cell, I couldn't get it any smaller
blueprint:
KLUv/WBAAh0FAAQCAABNOD7/AP/GY/+fqK7/LkddMNn///9iiv9meI5j/59XqMADGpACqjJ2EsBEBNlGyIUVUJBh3foG+bzo3rROVRi33Ub4AOHqiJy4JTB+tY/0U9jYm7MZkI+4hsaRf1W3KdDHfFLnsj2cF+VLcmBJZsJttHJzknnJbrL5Bkcrji/VAGOfS+OqY5c4+2+WNnudWgr8MWM79e513bmqVPN28AMCAAAAEAAAAAIAAAANAAAAAgAAAEADAAACAAAAAAABAA==

Created by Gabu

From left to right: Select, Input, Read/Write




















KLUv/WC4MD0QANQCAAChVV7/Lkdd/5+ork04Pv+hmFb//8Zj/2KKOE1HZniObKFj/59WoY1WYqH/gRaowQdGArEFSCkFKG8OEkADAMBmAAKSIIAJmgAIFBACIERCIjACYxi4GiYANaJhyuLUC9Jm/GrAx/xWr+tK7DA2oKVeQq2wK3q92hdpK9HbDRMvlkdJpzAEGzDhczcUy5QsCF/bIzmD7VLNZXXIDLQCCddH55VqAm/AnvLeYTUPsjM83c7hrKymjOf0+01Nuc+GzPebt+fpKrpmKMyfbi6AOAbK7dm4ut1p11fCnztkJTmLTgpWdoGaJh88eG9Ue+VtGBMLFvYxXIRr/V4Zlavbp3Dl7R2k3ime7m4OeTU0s0S6d3xTltWV9BcOX+LC49GVMuku9HHKcg2ipjpHciAXavss4OIIl/Jsymg2V2CJmtCxITp6Te7Yrt/9D3P6Ir8yLSRRbz2KoPz4h8qLkyQ0fmOrV/P+/BEbGDDw7r17gRQedovNG6D9/tPen6TPDXcFl6rFfLwl7/GKkVcr0Iaz7z0mG/S8sM+mzG+5tc0g8aHGEuMyhdnGXuEyZdo39ZVK9hTwG42RZfWSspCUen7vwT7zO7H/6/99ejiE103KhZi8/m4hlWz9rm9euA841UP81EapwTVt/dZKpdrw9ZPPpwwN+p39xR1jyZ2MESqiNC3/DPPhDwIAAAArAAAAAgAAAEoAAAACAAAAuDEAAAIAAAAAAAEA
Created by Parzival Wolfram

Parzival modified one of Ortega's gate designs to make a 4-bit memory setup. He says it's not the most compact design, but it works pretty well

Yellow traces are data, dark blue are cell selection, red is load enable, light blue is save enable. To change cell number, exchange the appropriate NOT gates in the dark-blue section with buffers.

Note from Gabu: Output and input are on the same trace. It would also seem that this design has the binary-decimal decoders located at each cell instead of being grouped together. Just thought that was interesting.













Note: This blueprint is for the beta release and will not work if you are not on the beta

VCB+AAAAg1AGoVGRAAAABgAAAAcAAABkAAAAAAAAAKgotS/9IKh9AgAUAmZ4jv8uR13/VnuhTTg+///GY/8AOE1HrnT/bKFWoZhW/xMAOQRTEcwEYEKmAVsYSjCFABAA3KxYmEng5ubABkDPUQsrC6Z6Aa47H84LAAAAHgAAAAEAAACoKLUv/SCoTQAAEAAAAQAjCmABAAAAHgAAAAIAAACoKLUv/SCoTQAAEAAAAQAjCmAB
6x7 Memory Cell created by Metalboy

Blue is read, Yellow is write, and green is input/output














A tiled example of this cell:















Created by AlexChecker

VCB+AAAAuKYjHm+tAAAAIgAAAC0AAAJtAAAAAAAAF+gotS/9YOgWvRIAhAQ+eiT/AAAAACRBev96L6FVXgChbFYuR13/KjVB/2Z4jv/GY/9NOD44TUehmP9iiv+fqK5sVqGFVoWYmaFWiKFWiGyhVlahjWyBPaihS7NsBjEFDBmqICs7EmAyCAEfYhCYoBEQwgmegAiMYAnEBCNIpjEKtW1had3udeYk+HuJqYaxAXmEVbl2DAVt9iNk8Gvtv7daPY4xOTtHTnT9Do9jRxI9xTC/sO2jYcw/BPz0i/yC7I/IkX8Iro4K+dVUxZDNizwT5v3P/MR6dQT7PbP4IX/B62eyKP/nAWjCjszQETQsL9i3LCQ5hlsXFdw+nO8i7wtPX3vyYriH7kGM65l5qMUL4n8bbnqRd3XXPbTa6AeXddHGgv4fE7sCvrlzQOJD06mzf4DpRdL4cvQPJJ/A8ifQpZMlm+Zz4IUNndz/sgq9c/A5PkL8fHY29yL49MueMHnue3M4pv9hoTlXGY87x5prrZJOnOQ/KPFC+LQBrnqxX7NDD7164dAXcCNc/iIvD7i8H/jQU64ULe4O+A5dsG3sN/VH/wSzi1wL4VU5b5r1LN4X2H7zSLAJPfJX1/B5mzAT26cd1xlyQbP3elnm98jRwkgJxp8+Js5Ir4Uf8I3X35h5mSjzrIAPfpjuot7dse5FGAvfBD+zBJO3eIoJLmYBZnJvVjzbNBfe16xcpOiqedzuwqEv4L44u4c4MvDNhyoeIe/yq0/26lcOWxxh+rpmxGER6yc8mcmuW/1K02OWjuw1i0b+dwgLyqmLci934rBwaK9BoDmzqNMbJO3YNdotrgoAAAAfAAAAAQAAF+gotS/9YOgWTQAAEAAAAQDj1wMsAAAAHwAAAAIAABfoKLUv/WDoFk0AABAAAAEA49cDLAAAACsAAAQAAAAAFii1L/0gFrEAADgtYml0IHJlZ2lzdGVyIGNvbXBhY3QAAAAuAAAEAgAAABkotS/9IBnJAAByZWdpc3RlciwgbWVtb3J5LCBjb21wYWN0

This is a very interesting design that utilizes busses and multicolored traces to more easily compact ram. This way, the memory can cells can take up less horizontal space if that is what your design calls for. Though immediately i can only be used for 8 bit designs, this could be easily modified to fit any multiple of 8.

The green bus carries the read and write signal which are white and gray respectively
The red bus carries the output signal which contains trace colors red through turquoise
The blue bus carries the input signal which also contains trace colors red through turquoise
























ROM

Created by Gabu

uses latches to signify an on or off signal

KLUv/SBgjQEA4AAAn6iu/zhNR/9NOD7/Lkdd///GY1ZioWZ4jv8IALuZnQwxF4ZaASqGnQautMEDbQIAAAAEAAAAAgAAAAYAAAACAAAAYAAAAAIAAAAAAAEA
Vertical Wire is the activation, Horizontal Wire is the output.











KLUv/WCwANUCAMBmeI7/TTg+/6GYVi5HXf/GY2Py/wA4TUccAICAFQymEpMjYAWhxfCGBbkXVghMw7B1hY7hYOiCpXkBOFiCg4xBACzsQcAaHCwBAS67mSAAGbvDuJaAeYwrXAIAAAAJAAAAAgAAAAwAAAACAAAAsAEAAAIAAAAAAAEA

Created by Erikbot

Write heads signify an on signal and traces signify an off signal
Comparators
I'm not quite sure what I should call this section but I hope it fits what I put in here.


Greather Than
VCB+AAAACKKFhDshAAAADAAAABQAAAC9AAAAAAAAA8AotS/9YMACPQUAVAI4TUf/AE04PoihVv8uR12udP///8Zj/5+ormZ4jpL/VmKh/2KKQ6igg7gBkAIaQaoHEiBUBGVF0BUYATVCJURhhZWp0AFNru1rsmd2QP3xfW/NMXJLE8g+zzd4qh8xoWecWfnp4yAxRhwhX9YXPWSGXTf4OJBDNI75FjdPn3i8H2/8I7jAg+Hj2btV8UcALhs2OR2M/NN1YVVOBeMakDfiLBDCMwUAAAAfAAAAAQAAA8AotS/9YMACTQAAEAAAAQC7K4AFAAAAHwAAAAIAAAPAKLUv/WDAAk0AABAAAAEAuyuABQ==
Created by Gabu

This monster is the first iteration of my greater than circuit. The top and bottom (green traces are inputs) have the most significant bit located on the left side. The blue is the output signal. On means that the A input is greater than the B input. Off means that the numbers are equal or A is less than B.
The blueprint is just a single cell but it tiles according to the image.
Other
I'm going put circuits here that don't fit into any big category.


Goto Clock
KLUv/WDACLUFABQCAAA4TUf/TTg+/y5HXf9meI7//8Zj/650//9soVb//wBBbajQAwYggwEhcAMSQCQErYJXcIUS/2GUjNoBkagfi3LD0TDqB/0hrdVA8sWwJM/p7E8zMI/mxMd8IOZXbrhRPCG9aWN23+H0e/QX1DLjWWP0oKJw09FMvgwVwMOjOm1nOyC20nDjoy4WtO1wgQ/2sDeIY4bzU/LSzEi0SbDqtumKOJGy6g4rmu/34fcV14GcatEfAgAAABAAAAACAAAAJwAAAAIAAADACQAAAgAAAAAAAQA=

Created by Gabu
Using dbomblauncher2's register

The left inputs are data and the right inputs are write.
There is a button on the left you can click to activate the clock











Non Cascading clock
VCB+AAAA9Rmd3N11AAAAMAAAAA4AAADWAAAAAAAACoAotS/9YIAJBQYABAIAAE04Pv8ALkdd/5L/Y/+fqK5meI7/xjhNR/8AQa50/1qowIMW1uCCkRrVHBJAJAgBKhEQiYROUIiwJCQxJaiAJPAaNdAgHeYYQ2tM5dlBO0SeQ3I+ocB+4v7MfZlEhLcz1R653HE7S6mHeTjIGu+xI7A6/MOukdcaDhuDCR/n7E8YsvcroQuL9/QcndHznGCTBDl9xTvjKJmhfBD8WQtm23POjjvFn4wn4dctHFMKW2J6kMsd2SNNv8vllmsBAAAAHwAAAAEAAAqAKLUv/WCACU0AABAAAAEAe/IBFgAAAB8AAAACAAAKgCi1L/1ggAlNAAAQAAABAHvyARY=
I've had a lot of trouble on my CPUS with my clock cascading backwards and activating other lines of code accidentally. I made this design so that each cycle only one signal is sent.









1-bit 6*5 Multiplexer
VCB+AAAAuoanrh69AAAACgAAAAkAAAB7AAAAAAAAAWgotS/9YGgALQMABAIAADhNR/8ATTg+oZhW/4yroWZ4jv8uR13//8ZjYooAAB0AQRkAFnIGXyAAAIAX9kCwY9i5MHWBgQm8QsVSAXICUyD4KuCqgKEBTMHBGQhWGHiJPxExhwCAALvZWOoZANEYwAIAAAAfAAAAAQAAAWgotS/9YGgATQAAEAAAAQBjKsACAAAAHwAAAAIAAAFoKLUv/WBoAE0AABAAAAEAYyrAAg==
Created by robotosaurus

This is a very dense multiplexer and It seems very easily stackable to be able to create multi-bit multiplexers.
Note that this only will be able to switch between two inputs in its current state.
33 Comments
Plays2Hardball 3 Jan @ 4:52am 
While comparing my full adder to the example provided above, I noticed depending on the inputs it can take 3 or 4 ticks for the outputs to settle. It is pretty interesting to single step and watch the signals propagate.
[code]
VCB+AAAACuNc8WJ6AAAAGwAAABUAAAETAAAAAAAACNwotS/9YNwH7QcABAI4TUf/TTg+/6GYVgAuR12udP8AVV5meI7/xmPGY2xj8n2o0KU9A5CCGhIqehLgMgxDahBCMSJwhAigUCKhcKIRCUo0bYS+xWdPTqg2GZ56vKuxlLgkxuhLEdmuuN53ehB5P78mcGBYTnk9xpGAuPkgdBCu8XwFW8DuxJSx+woMqM/aY/W2xlX5fz1HsdT6v2v7gyN/yOD8+rDjeu4H4IVjxbaj52Zfens6G9gdxoqXh/kpk5luP96RkZm3ksHIvCOvvNXxuNCd5yOraxnglF+8Ca8b2ZlLr6AnCTeNo8lzbVWE5epCWGIoDc6mMJXkuwUU1ptoWIS2iPs9BQAAAB8AAAABAAAI3Ci1L/1g3AdNAAAQAAABANfwARYAAAAfAAAAAgAACNwotS/9YNwHTQAAEAAAAQDX8AEW
[/code]
Доктор Яйкин 22 Oct, 2024 @ 1:59pm 
I don't want to reupload these(stupid 1000 symbols limit), but I can just say what are the inputs.

On green bus, there are two inputs: read and write. Write is gray ink, and read is white.

Blue bus is the input bus. It accepts signals from red to turquoise ink colors.

Red bus is the output. Data is sent to the same ink colors as blue bus accepts.

In 1-bit register, read ink on top is write signal, read ink on left side is data input. White ink on the bottom is read signal, and it outputs data from write ink on right side of circuit.

I call it register, because I first played Turing Complete, and there registers also had R/W signals
Gabu  [author] 17 Oct, 2024 @ 1:35pm 
AlexChecker, you said that this is supposed to be a register but with read and write controls? I think this qualifies as memory tbh. Also I do not understand how this circuit is supposed to work. Could you send an example that has buttons so I can see how it works?
Доктор Яйкин 16 Oct, 2024 @ 6:32pm 
I just hope that it's not too bad
Доктор Яйкин 16 Oct, 2024 @ 6:32pm 
Yw+XCaHp6y4jtlTGKC7koLkhzMt0lkthLvVDqo+5/H/FUIkaOeguavccWvE3CfVkvkFncliRT7LTQzosLb775MHPlsNvPjnwWaZfdY+k52Nbh6ug7U67ZwxGC+jlcMilvuPMK9uEx57bzZpe4/SmZgzP/xD2s5JjnqLIk97+t8QZVnwCtslx8Bqqhf5B5eGBF+0uSp08ZWb7G+pIN5PIvIvJSfQ2dgm4ZZS29ni9dqzW93Q1fd62R9iyXcf7zNpIMtgmom0uVOVNKb60Fl6KjXpJrWiLtyGrb+PS6BvDgus1WAAAAIAAAAAEAAIygKLUv/WCgi1UAABAAAAEAmwwdYAEAAAAgAAAAAgAAjKAotS/9YKCLVQAAEAAAAQCbDB1gAQAAACEAAAQAAAAADCi1L/0gDGEAADQtYnl0ZSBhcnJheQAAABsAAAQCAAAABii1L/0gBjEAAG1lbW9yeQ==
Доктор Яйкин 16 Oct, 2024 @ 6:32pm 
VCB+AAAAqOksrrAOAAAAMgAAALQAAAO7AAAAAAAAjKAotS/9YKCLLR0AYscZH6BFHf//Y3VvEIb8EH8wpPwD8Rqr6fpFvUCdNP+jLgOO9TlW9XPjSN2oI0gZhZRxDqvviPEsSi5jqwgAnlSH7IrFVvGk+g8nPIvyRgSnJumHE/T52xIRwzksIuK3ZS6jJgkR8Y0IAoJUqJKXaJkDkg2UIo6ksuoSwEEIAc4gCIYgBFgBgkAECIEhIAIjSEIkMAJklJGI8gPVV9VTeVOFbXW01dFtjWY1mtVoVqNbjW5VbKujrY62OtrqaKtjtxrdanSr0a1Gtxrd1NFWR1sdbXW01dG2jm41utXoVqNbjW41dKujrU5qa0rDle5eeqaWry1qjNqnpqgdaonaVyusHWoZta+mqC1qGLWvVqgdaonar1aoXdQYta+mUFvUGLWvVqgd1hK1r1ZRW9QYtV1NUdu99KQ0XOnuta9WqF3UGLVPTVFb1Bi1r1ZYO9QSta9WUVvUMGpfTVFb1BK1X61QO9QStV9NobaoMWpfTVE7rCVqX61QO9QyaruadqXdS+KYzVTteLkGJbl7idy/JfdXyfmr5P5Lcv+W3H1L7r+S+2/J/Vdy/x1KXBnOQy77305G0wfrVB176ZU5EuMCG4jM69CMnokV8RhkHKNmjZqPiPbX2Kbcyw/rbCTYY6OfQESDCawbyQCj7AU6ZT/waSL7zco7l9Jbrz/4Bm1l2z3Wpk/jyb5suTjPpP8d3/rAHEVP6e8VePlCWIY3f7ora9N8PIKH/5BoRucnYLkg/7PZ/TD602dd9JLY/9tALnuWMB4YPs1TRtfvX0l6ORVjZEm/6RnGLVw+o94vNPBdxOmm88R3SsAoNgtEf1an9zSWJOUPE17ufjXqA/xzSZMISPzgiF3ua5YJP4qFzC93/o+1urLlwuTwVwmj9fHdLmNnYpUl4u7rW4C9vELWiXVvedif2UCuM7+l/FjiQOcmJz73zzz
Доктор Яйкин 16 Oct, 2024 @ 6:30pm 
And here is the example(also splitted):
Доктор Яйкин 16 Oct, 2024 @ 6:30pm 
WDoFk0AABAAAAEA49cDLAAAACsAAAQAAAAAFii1L/0gFrEAADgtYml0IHJlZ2lzdGVyIGNvbXBhY3QAAAAuAAAEAgAAABkotS/9IBnJAAByZWdpc3RlciwgbWVtb3J5LCBjb21wYWN0

It was longer than 1000 symbols, so I've splitted it into two parts

This second register can be stacked vertically, so all stacked registers share same INPUT and OUTPUT buses. Bus for I/O signals are not shared and used unly to reduce space.
Доктор Яйкин 16 Oct, 2024 @ 6:29pm 
Stackable 8-bit register with separate buses for INPUT, OUTPUT and R/W signals:

VCB+AAAAuKYjHm+tAAAAIgAAAC0AAAJtAAAAAAAAF+gotS/9YOgWvRIAhAQ+eiT/AAAAACRBev96L6FVXgChbFYuR13/KjVB/2Z4jv/GY/9NOD44TUehmP9iiv+fqK5sVqGFVoWYmaFWiKFWiGyhVlahjWyBPaihS7NsBjEFDBmqICs7EmAyCAEfYhCYoBEQwgmegAiMYAnEBCNIpjEKtW1had3udeYk+HuJqYaxAXmEVbl2DAVt9iNk8Gvtv7daPY4xOTtHTnT9Do9jRxI9xTC/sO2jYcw/BPz0i/yC7I/IkX8Iro4K+dVUxZDNizwT5v3P/MR6dQT7PbP4IX/B62eyKP/nAWjCjszQETQsL9i3LCQ5hlsXFdw+nO8i7wtPX3vyYriH7kGM65l5qMUL4n8bbnqRd3XXPbTa6AeXddHGgv4fE7sCvrlzQOJD06mzf4DpRdL4cvQPJJ/A8ifQpZMlm+Zz4IUNndz/sgq9c/A5PkL8fHY29yL49MueMHnue3M4pv9hoTlXGY87x5prrZJOnOQ/KPFC+LQBrnqxX7NDD7164dAXcCNc/iIvD7i8H/jQU64ULe4O+A5dsG3sN/VH/wSzi1wL4VU5b5r1LN4X2H7zSLAJPfJX1/B5mzAT26cd1xlyQbP3elnm98jRwkgJxp8+Js5Ir4Uf8I3X35h5mSjzrIAPfpjuot7dse5FGAvfBD+zBJO3eIoJLmYBZnJvVjzbNBfe16xcpOiqedzuwqEv4L44u4c4MvDNhyoeIe/yq0/26lcOWxxh+rpmxGER6yc8mcmuW/1K02OWjuw1i0b+dwgLyqmLci934rBwaK9BoDmzqNMbJO3YNdotrgoAAAAfAAAAAQAAF+gotS/9YOgWTQAAEAAAAQDj1wMsAAAAHwAAAAIAABfoKLUv/
Доктор Яйкин 16 Oct, 2024 @ 6:26pm 
There are no registers with READ signals (or maybe I misunderstood those blueprints), so I wanna submit my own 1-bit and 8-bit registers

1-bit register with READ input:

VCB+AAAALI4m8cUMAAAACAAAAAgAAAB6AAAAAAAAAQAotS/9YAAAJQMAJAIAAAAALkdd/wD/xmP/TTg+/zhNR6GYVv9iip+orv9NOD7/HQBPIMCOaGIIQAAIsCOAADVDYCbBK8DCCI4QAOCwQgABVwgAINhJANwAg68sDEXACoKvCFx1A/R4Wf65hhocAQAAAB8AAAABAAABACi1L/1gAABNAAAQAAABAHsKYAEAAAAfAAAAAgAAAQAotS/9YAAATQAAEAAAAQB7CmABAAAAKwAABAAAAAAWKLUv/SAWsQAAMS1iaXQgcmVnaXN0ZXIgY29tcGFjdAAAAC4AAAQCAAAAGSi1L/0gGckAAHJlZ2lzdGVyLCBtZW1vcnksIGNvbXBhY3Q=